In this research work, the electrical and thermal properties of Graphene field effect transistor (GFET) has been simulated by varying the width of graphene channel. Here, the electrical characteristics, like electron density, hole density, I-V Characteristics and charge carrier velocity profile in the channel region has been studied for three different values of graphene channel width-1 nm, 2 nm and 3 nm. To analyze the thermal properties of the GFET device, the temperature profile of the graphene channel has been simulated for 1, 2 and 3 nm channel width. After analyzing the simulation of this characteristics, it is concluded that, both electrical and thermal properties of GFET can be improved by fabricating the channel with larger width in the GFET device.
Introduction
Introduction of carbon-based electronics is one of the most promising future options to enhance silicon [1] . In recent years, intriguing electrical properties have been found in carbon nanotubes (CNTs) [2] . Random distribution is one of the major disadvantages of CNTs, which clearly hampers their utilization as a replacement for silicon as a substrate. This leaves two options for carbonelectronics: either self-organization methods for CNTs or carbon "substrates", thin layers with similar properties to CNTs. Graphene, a two-dimensional carbon sheets of single and few layers, have only recently been demonstrated to be thermodynamically stable [3] [4] . Monolayer graphene consists of sp²-bonded carbon atoms arranged in a dense honeycomb crystal structure. It is a semi-metal with an extremely small overlap between the valence and the conduction band (zero-gap material). In its three-dimensional graphite structure graphene sheets are weakly coupled between the layers with van der Waals force [5] [6] [7] [8] .
The fabrication of graphene-based field-effect transistors (FET) requires a uniform gate dielectric deposition technique on graphene with high dielectric constant (ĸ) and reduced interface states density [5] . It is well known that the existence of a mechanically and chemically stable native oxide for silicon, SiO2, has been key to the success of silicon-based microelectronics. Highly insulating SiO2 grows on Si by thermal oxidation, and the interface between Si and SiO2 has almost close-to-ideal properties [9] .Atomic layer deposition (ALD) is a well-developed technique used for growing high-k gate dielectric layers, thanks to its precise control over the film thickness and uniformity [10] [11] .However, the direct deposition of high-k dielectric materials, such as Al2O3 and HfO2, on graphene using H2O-based ALD is not possible because of the hydrophobic nature of graphene basal plane [12] . Given that a perfect graphite surface is chemically inert, attempts to grow ALD Al2O3 layer on a clean highly oriented pyrolytic graphite surface lead to a selective growth at the steps between graphite layers, where the broken carbon bonds along the terraces serve as one-dimensional nucleation center for the initial ALD process [13] [14] [15] . Schematic of dual-gated graphene FET structure has been shown in Figure 1 . 
Simulation and Results:
In this work, electrical characteristics of Graphene Field Effect Transistor (GFET) have been simulated with varying the width of the single layer Graphene channel. The I-V characteristics, electron and hole density characteristics and temperature and velocity profile of the GFET have been simulated across the Graphene channel.
In the electron density characteristics of the GFET channel, it has been studied that, density of electrons increases linearly as proceeded through the channel from the center position. But at certain position of the channel, the density of electrons become fixed. As, at the near end of the channel, the injected electrons become jammed and as a result, the total density of the electron from that certain position of the channel, become fixed. It has also been observed from this simulation curve that, for graphene channels of small width has large number of electron density at the channel end, but for graphene channel of large width, the electron density is less. The simulation has been performed for grapheme channel width of 1 nm, 2 nm and 3 nm and the simulate on curve has been studied, shown in Figure 2 .
Figure 2: Electron density characteristics for different channel width As electron density increases along the channel, each electron occupies a hole at the channel, so as electron density increases, at the same rate, hole density decreases, as observed from the simulation curve. At the near end of the channel, all electrons are jammed, so no more holes are occupied at this position; as a result, density of hole becomes fixed at this position. The simulation has been performed form grapheme channel width of 1 nm, 2 nm and 3 nm, shown in Figure 3 . For, graphene channel of lower width, the hole density Is lower than that of the channel of larger width. For lower width channels, electron density is high at the channel end, so lots of free electrons are unoccupied at this position, so hole density becomes lower in lower width channel than that of the channel of larger width.
I-V characteristics of GFET have been simulated for channel width of 1 nm, 2nm and 3 nm. The characteristics is more linear than that of the I-V characteristics of Field Effect Transistors (FET). Because, in GFET, the channel is very high conductive i.e consists of Graphene Layer, so no pinch off occur here. The injected electrons in the grapheme channel propagate with high mobility and so ballistic conduction of the charge carriers occur here. So, current increases ideally i.e linearly with applied voltage. For large applied voltage, the charge carriers face avalanche breakdown, which damages the devices. For, graphene channel of larger width, the conduction of electrons may be more in ballistic regime, so more linear characteristics of current-voltage can be achieved. In this simulation curve, for 3 nm channel width, more linear I-V characteristic curve has been obtained than that of the channel width of 1 nm (Figure 4) .
In this research work, the temperature profile of the GFET has been studied along the channel with varying the width of the grapheme channel. From the starting point of the channel, the temperature profile is linear up to the center of the channel. So, temperature varies linearly along the channel within this position. At this position, electrons are injected from the source to the grapheme channel and the electrons flow through the channel. So, density of electrons gradually increases at the Graphene channel. In normal metal cannels, the flow of charge carriers doesn't change the temperature of the channel. But, Graphene is a highly conductive nano-device where the flow of charge carriers of high mobility cause increase of the temperature. So, the temperature varies linearly at this position. As proceeded from the center to the near end of the channel, the concentration of electrons become nearly constant, so the temperature of grapheme channel decreases gradually to the room temperature and at the end of the channels, temperature falls linearly to the ideal temperature.
The temperature profile has been studied for graphene channel width of 1 nm, 2 nm and 3 nm, shown in Figure 5 . It has been observed that, the temperature increases to large value or channel of smaller width. In the channels of smaller width, the electron density increases to a very high value, which increases temperature to large value, but in the channels of larger width, lower density of electrons increases temperature to small value than that of the channels of smaller width. The velocity profile of charge carriers at the grapheme channel has been simulated for channel width of 1 nm, 2 nm and 3 nm, shown in Figure 6 . The velocity of charge carriers from the center position of the graphene channel increases to gradually high value and at the near channel end, the velocity increases sharply. At the channel end, the charge carriers are jammed and try to reach the drain region quickly. So, at this region, the velocity of charge carriers sharply increases and they collide with each other. For channel of larger width, electrons get enough space to move to the drain region, so for graphene channel of larger width, the velocity of charge carriers increases sharper than that of the channels of smaller width. After analyzing the electrical and thermal characteristics of Graphene field effect transistor (GFET), it is obtained that, for graphene channel of larger width has more linear I-V characteristics with sharp increase of carrier velocity at the channel region and less traffic of electrons at the channel end, which consequently reduces the probability of the sudden increase of temperature to result the breakdown of the operating condition. So, from the simulations, it can be concluded that, to enhance the electrical and thermal properties of GFET, the larger width of graphene channel should be fabricated in the GFET device.
Conclusion:
In this research work, the electrical and thermal properties of GFET channel has been studied. The electron density and hole density of the graphene channel has been studied at different positions of the channel. The current-voltage characteristics has been simulated for different values of channel width and velocity profile of the graphene channel has been studied along the channel. Temperature profile of the GFET channel has been simulated to analyze the thermal characteristics. Finally, it is concluded in this research that, both electrical and thermal properties of GFET can be improved by fabricating the channel with larger width in the GFET device. All of the simulations in this research work have been performed by MATLAB R2015 simulation software.
